This course introduces the state of the art in uniprocessor computer architecture, with a focus on the quantitative analysis and cost-performance trade-offs in instruction set, pipeline and memory design. Topics include quantitative analysis of performance and hardware costs, instruction set design, pipeline, delayed branch, memory organization, and advanced instruction-level parallelism.